16.09.24 | Vollzeit | Düsseldorf | Ericsson DeutschlandOf microarchitectures using System Verilog, C+, MATLAB - RTL design, synthesis, RTL and gate level simulation using the latest EDA tools from Synopsys and Cadence. - Design constraining and design optimization including STA and timing closure in cooperation with our back-end experts. - Influence and advanced our design
Später ansehen17.08.24 | Vollzeit | Düsseldorf | JobLeads GmbH | 80.000 € - 100.000 € Years professional experience - Experience with Hardware Description Languages like VHDL and Verilog - Experience with Verification Description Languages like SystemVerilog, e, SystemC - Experience in verification methodologies (UVM/OVM) - Experience in synthesis, place & route, static timing analyses
Später ansehenVerpassen Sie nie wieder einen passenden Job!
Alle Jobs für Verilog in Düsseldorf Landkreis kostenlos abonnieren.